A Low-Overhead Design for Testability and Test Generation Technique for Core-Based Systems
نویسندگان
چکیده
منابع مشابه
Embedded Software-Based Self-Test for Programmable Core-Based Designs
At-speed testing of high-speed circuits is becoming increasingly difficult with external testers. Therefore, empowering the chip to test itself seems like a natural solution. Hardware-based selftesting techniques have limitations due to performance and area overhead as well as problems caused by application of non-functional patterns. Another possible solution is software-based self-testing whe...
متن کاملDesigning of Testable Reversible QCA Circuits Using a New Reversible MUX 2×1
Recently testing of Quantum-dot Cellular Automata (QCA) Circuits has attracted a lot of attention. In this paper, QCA is investigated for testable implementations of reversible logic. To amplify testability in Reversible QCA circuits, a test method regarding to Built In Self Test technique is developed for detecting all simulated defects. A new Reversible QCA MUX 2×1 desig...
متن کاملA Fast and Low Cost Testing Technique for Core-based System-on-a-Chip∗
This paper proposes a new methodology for testing a core-based system-on-a-chip (SOC), targeting the simultaneous reduction of test area overhead and test application time. At the core level, testability and transparency can be achieved by reusing existing logic inside the core, and providing different versions of the core having different area overheads and transparency latencies. At the chip ...
متن کاملDesigning of Testable Reversible QCA Circuits Using a New Reversible MUX 2×1
Recently testing of Quantum-dot Cellular Automata (QCA) Circuits has attracted a lot of attention. In this paper, QCA is investigated for testable implementations of reversible logic. To amplify testability in Reversible QCA circuits, a test method regarding to Built In Self Test technique is developed for detecting all simulated defects. A new Reversible QCA MUX 2×1 desig...
متن کاملLow-Cost IP Core Test Using Tri-Template-Based Codes
A tri-template-based codes (TTBC) method is proposed to reduce test cost of intellectual property (IP) cores. In order to reduce test data volume (TDV), the approach utilizes three templates, i.e., all 0, all 1, and the previously applied test data, for generating the subsequent test data by flipping the inconsistent bits. The approach employs a small number of test channels I to supply a large...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEEE Trans. on CAD of Integrated Circuits and Systems
دوره 18 شماره
صفحات -
تاریخ انتشار 1997